

HM2380DR

P-Channel Enhancement Mode MOSFET

➤ Features

VDS	VGS	RDSON Typ.	ID
-20V	±12V	18mR@-4V5	-7.5A
		21mR@-2V5	
		28mR@-1V8	
		40mR@-1V5	

➤ Description


This device is produced with high cell density DMOS trench technology, uses advanced trench technology and design to provide excellent RDSON with low gate charge. This device particularly suits low voltage applications such as portable equipment, power management and other battery powered circuits, and low in-line power dissipation are needed in a very small outline surface mount package.

➤ Applications


- Load Switch
- Portable Devices
- DCDC conversion
- Charging
- Driver for Relay

➤ Pin configuration

Top view



Bottom View



Marking

➤ Ordering Information

Device	Package	Shipping
HM2380DR	DFN2x2	3000/Reel

➤ **Absolute Maximum Ratings**($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain-to-Source Voltage	-20	V
V_{GSS}	Gate-to-Source Voltage	± 12	V
I_{D}	Continuous Drain Current ^a	-7.5	A
I_{DM}	Pulsed Drain Current ^b	-24	A
P_{D}	Power Dissipation ^c	3	W
P_{DSM}	Power Dissipation ^a	1.4	W
T_{J}	Operation junction temperature	-55 to 150	$^{\circ}\text{C}$
T_{STG}	Storage temperature range	-55 to 150	$^{\circ}\text{C}$

➤ **Thermal Resistance Ratings**($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Typical	Maximum	Unit
$R_{\theta\text{JA}}$	Junction-to-Ambient Thermal Resistance ^a		99	$^{\circ}\text{C}/\text{W}$
$R_{\theta\text{JC}}$	Junction-to-Case Thermal Resistance		45	







Note:


- The value of $R_{\theta\text{JA}}$ is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with $T_A=25^{\circ}\text{C}$.The value in any given application depends on the user is specific board design. The current rating is based on the $t \leq 10\text{s}$ thermal resistance rating.
- Repetitive rating, pulse width limited by junction temperature.
- The power dissipation P_{D} is based on $T_{\text{J(MAX)}}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.

➤ **Electronics Characteristics**($T_A=25^{\circ}\text{C}$ unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V$, $I_D=-250\mu A$	-20			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=-250\mu A$	-0.45	-0.55	-0.8	V
$R_{DS(on)}$	Drain-Source On- Resistance	$V_{GS}=-4.5V$, $I_D=-5.5A$		18	26	mR
		$V_{GS}=-2.5V$, $I_D=-2.5A$		21	30	
		$V_{GS}=-1.8V$, $I_D=-1.8A$		28	40	
		$V_{GS}=-1.5V$, $I_D=-1.5A$		40	70	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-20V$, $V_{GS}=0V$			-1	μA
I_{GSS}	Gate-Source leak current	$V_{GS}=\pm 12V$, $V_{DS}=0V$			± 100	nA
G_{FS}	Transconductance	$V_{DS}=-5V$, $I_D=-5.5A$		23		S
V_{SD}	Forward Voltage	$V_{GS}=0V$, $I_S=-1A$		-0.75	-1.5	V
C_{iss}	Input Capacitance	$V_{DS}=-10V$, $V_{GS}=0V$, $f=1MHz$		1970		pF
C_{oss}	Output Capacitance			205		
C_{rss}	Reverse Transfer Capacitance			195		
$T_{D(ON)}$	Turn-on delay time	$V_{GS}=-4.5V$, $V_{DS}=-10V$, $R_L=6R$, $R_G=6R$, $I_D=-6.5A$		16		ns
T_r	Rise time			14		
$T_{D(OFF)}$	Turn-off delay time			78		
T_f	Fall time			66		

➤ **Typical Characteristics**($T_A=25^\circ\text{C}$ unless otherwise noted)







➤ Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW

DFN2x2-6L

Symbol	Dimensions In Millimeters	
	Min.	Max.
A	0.700	0.800
A1	0.000	0.050
A3	0.203REF.	
D	1.924	2.076
E	1.924	2.076
D1	0.800	1.000
E1	0.850	1.050
D2	0.200	0.400
E2	0.460	0.660
k	0.200MIN.	
b	0.250	0.350
e	0.650TYP.	
L	0.174	0.326